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Abstract 
 
I am working with the Naval Postgraduate School to develop a low cost CubeSat launch sequencer for 
NPSCuL that is designed to operate in low Earth orbit. The system will be capable of providing programmable 
delays with a minimum delay of one second to a maximum delay of five minutes. Delays must be accurate to 
within ± 10% or within one second, whichever is less. After the delay, the system will provide the necessary 
launch signal. To ensure protection from radiation, the system will feature triple redundancy and voting logic 
stages to ensure that the proper signal is propagated.  
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I. Introduction 
 
The Atlas V rocket, currently used to launch CubeSats, is removing its ability to sequence the CubeSat 
launches and is leaving the task of sequencing up to the CubeSat community. Due to this, the Naval 
Postgraduate School is currently working on multiple designs to meet the need of a new sequencer. Each design 
is required to have the same functionality as every other design being developed in parallel. A high level design 
using a rad-hard FPGA, a medium level design using non-rad hardened microcontrollers, and a low level design 
using non-microcontroller based timing are all being developed. Despite having the same functionality as all 
designs being developed in parallel, due to the nature of how each design is being implemented, each design 
will have its own unique characteristics that may make one design more suitable for one launch over another. 
This paper focuses on the low level design. 
A design using non-rad hardened digital ICs, referred to as commercial-off-the-shelf (COTS) 
components, can lead to a low-cost design that is as effective as a radiation hardened design using radiation 
hardened ICs. Designs using COTS have already been developed and tested for other space based applications 
and have proven to be as effective as designs using radiation hardened components [1]. The Naval Postgraduate 
School estimates that the radiation hardened design will cost over $500,000 for the radiation hardened FPGA 
alone, making the design not ideal. The finished product is only used once to launch CubeSats into orbit, and is 
not retrievable, making a low-cost design desirable.  
A design using non-microcontroller based timing, while being larger overall, has a desirable trait of 
being less acceptable to radiation due to the lack of memory modules. Radiation has the effect of causing single 
effect upsets, single event latchup, single event gate rupture, or single event burnout in semiconductor based 
technology [2,8]. Despite the flaw of the circuit being larger overall, the lack of acceptability to radiation makes 
the design favorable. 
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II. Background 
 
 Designing for a space based application is very different than designing for an Earth based application, 
especially when the system is classified as mission critical. Problems can range from the type of environment 
one is operating in, the limited power supply, weight, and the lack of ability to fix a problem once the system 
has been launched into orbit. The biggest problem encountered in space is the effects of electro-magnetic 
radiation. 
Electro-magnetic radiation is caused by charges moving through space, which poses the biggest problem 
for electronic system operating in space. These particles can be generated from a large number of sources 
varying from the sun to stars in other solar systems to novas and supernovas [8]. The Earth’s atmosphere 
protects the Earth from most of this radiation, but as the distance from the Earth increases, so does the amount 
of radiation that could affect electronics. The particles are influenced by the Earth’s magnetic field causing what 
is known as the Van Allen Radiation belts, which contain electrons in the outer belt and protons in the inner 
belt. In addition to the electrons found in the Van Allen Radiation belts, high energy heavy ions in space called 
Galactic Cosmic Rays and x-rays contribute to the overall dose of radiation. Additional electrons, protons, and 
low energy heavy ions are contributed by random solar flares and can vary in intensity depending on the suns 
solar cycle [8]. All of these elements add together to create a hostile environment for electronics operating in 
space. 
The particles found in electro-magnetic radiation can cause single effect upsets, single event latchup, 
single event gate rupture, or single event burnouts in semiconductor based technology [2,8]. Single event upsets 
are caused by high energy heavy ions striking sensitive nodes in micro-electronic devices. When a sensitive 
node is struck, it can cause bit flips causing a digital device to give a false output or cease to operate correctly, 
but it is not permanent damage and can be fixed by cycling the power of the device [2,8].  Single event latchups 
on the other hand, if not fixed immediately, can cause permanent damage to a device, damage to the entire 
circuit, or damage that can reduce performance of a circuit. Single event latchups are caused by protons and 
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heavy ions in CMOS based technology, but in BJT based technology, latchup is caused by gamma dose rate 
[8,9]. In both causes the radiation creates high current paths through the device causing the device to go above 
its current rating and destroy itself or other circuitry [2]. Single event gate rupture can occur in both BJTs and 
MOSFETs and is the formation of a conduction path in the gate oxide resulting in failure of the device [2]. 
Single event burnout only happens in n-channel MOSFETs biased in the cut-off state that are struck by a heavy 
ion, this event creates enough charge to turn the gate on resulting in a high current state that destroys the device 
[2]. All of these effects are major factors that must be taken into account when designing for a system that is 
capable of operating in space. 
Each type of semiconductor technology has an inherent natural hardness to radiation. Bipolar device 
operation depends on minority carriers while MOS depends upon majority carriers causing each technology to 
behave differently to the effects of radiation. Based on the fact that bipolar device operations depends on 
minority carriers makes it more hardened against the effects of radiation [8]. Radiation hardened(RH) and 
silicon on sapphire(SOS) are the most robust CMOS processes, but are only available for devices that have been 
on the market for a while. Also, radiation hardened or silicon on sapphire components are much higher in cost 
than commercially available technology. The total dose hardness compared to the technology type can be found 
in Table I. 
TABLE I 
TOTAL DOSE HARDNESS BY TECHNOLOGY TYPE [8] 
Technology Total Dose Hardness – Rads(Si) 
TTL/STTL 1x10
6
 
ECL 1x10
7
 
IIL 1x10
6
 
Linear 1x10
4
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NMOS 7x10
2
 
CMOS(Bulk) 3x10
3
 
CMOS/RH 1x10
7
 
CMOS-SOS 1x10
6
 
 
According to Dr. Newman of the Naval Postgraduate School, taking into account hardness against 
radiation, the effects of radiation, and such is still not enough for a mission critical system. A mission critical 
system must meet strict guidelines setup by the launch provider. Mission critical systems are not allowed to fail, 
meaning there must be no single point failures, in other words, every signal must have multiple paths to pass 
through that has the same result at the end of the path. Also, the system must be redundant to ensure that the 
proper signal is being propagated throughout the system, even if the system is hardened against radiation. 
Redundancy is typically implemented by having multiple circuits carry out the same exact operation then 
having a separate circuit determine what the correct answer is. This can be copies of the same circuit in odd 
multiples higher than three that are voted on or completely different circuits that give the same output given the 
same input in odd multiples higher than three.  
There are multiple factors to take into account when designing for systems that operate in space. The 
choice of technology used, where the system will be operating in space, the effects of radiation, and whether 
your system is mission critical or not can take part in the decision in what to do. 
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III. Requirements and Specifications 
 
The design requires the ability to provide accurate timing for the launch of a Cubesat from the Poly 
Picosatellite Orbital Deployers (P-POD) after power has been provided to the system by the power and relay 
board. The delay of the launch is configurable based on the ability to change component values. To ensure 
proper launches, the system must be protected against single event upsets caused by electro-magnetic radiation 
found in low-Earth orbit (LEO) [8]. Failure of the timing system will cause thousands of dollars to be lost due 
CubeSats being stuck in the P-PODs.  
Table II outlines the marketing and engineering requirements of the CubeSat Sequencer. Justifications 
for each specification are located in the third column of the table. Each engineering specification is driven by at 
least one marketing requirement.  
TABLE II 
CUBESAT LAUNCH SEQUENCER REQUIREMENTS AND SPECIFICATIONS 
Marketing 
Requirements 
Engineering 
Specifications 
Justification 
3,4 Minimum delay of one second to a maximum 
delay of five minutes with an accuracy of +/- 
10 percent, or one second, whichever is 
smaller. 
Minimum to maximum time between CubeSat 
launches required by customer. Accuracy 
required due to orbit needs of CubeSats. 
7 After each delay, a +5V 250ms pulse width Approximate launch interval to insure proper 
CubeSat launch. Time interval requested by 
customer. 
1,2 Production cost should not exceed $10,000. Designation for low cost by government 
standards. 
5  Protected against single event upsets caused 
by electro-magnetic radiation. 
Prevention of false signal propagation in the 
system and system is considered mission 
critical 
7 System should not exceed a peak current of 
1.5A on the +5V. 
System must be compatible with Naval 
Postgraduate School’s power and relay board. 
 
5 Operating temperature of -40 to 85 degrees or 
greater for all components. 
System must be able to operate in low Earth 
orbit (LEO). 
Marketing Requirements 
1. The system should be low cost 
2. The system should use commercial-off-the-shelf (COTS) components  
3. All delay timing sequences will be configurable by  changing component values 
4. Accurate timing 
5. Ability to operate in low Earth orbit 
6. Compatible with Atlas V launch vehicle 
7. Compatible with Naval Postgraduate School’s power and relay board 
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IV. Design 
 
 
Figure 1: High Level Block Diagram 
 
The sequencer, shown in figure 1, features multiple independent timers capable of achieving delays up 
to 5 minutes and launch intervals of 250mS. Delay intervals of 1 second to 5 minutes are achieved through the 
use of the LTC6991, a programmable silicon oscillator while the 250mS interval is achieved using the 
LTC6993, a programmable silicon one-shot. Each set of timers is voted on to ensure that the proper signal is 
propagated to the next stage. Due to the LTC6991 being used as a one-shot timer when it is actually an 
oscillator, the RS latches are used to disable the LTC6991 from oscillating. To ensure that false signals don’t 
disable the timers prematurely, the RS latch results are voted on. 
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Delay Timer Circuit 
 
Figure 2: Delay Timer Circuit 
 
Figure 3: LTC6991 DIVCODE Programming [6] 
 The LTC6991 provides the 1 second to 5 minute programmable delay and is shown in Figure 2. The 
values shown are for a delay of 5 minutes. Timer_Disable is grounded initially forcing Q1 to turn-on and 
enabling the LTC6991 to oscillate once +5V has been provided to the board. Timer_Disable is pulled up to +5V 
once the timing interval is complete, forcing Q1 into cut-off and disabling the LTC6991 from oscillating. The 
IC itself features a 500uS start-up time preventing false triggering caused by the power supply [6]. R1 and R2 
are used to set the DIVCODE for the LTC6991 allowing it to provide periods ranging from 1mS to 9.5 hours. 
Figure 3, shown above, is the table provided by Linear Technologies on recommend resistor values for desired 
time periods [6]. R3and R4 is used to set the frequency of the internal oscillator. Two resistors instead of one 
are used to enable more accurate timing interval programming. The desired delay can be calculated based on the 
following formula [6] 
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The formula is a modified version of the original LTC6991 formula due to only using half of the period at a 
50% duty cycle to generate the desired timing interval. The output of the LTC6991 is held high for the desired 
timing interval. R5 is used as a hard pull-up resistor to ensure that the output of the LTC6991 is always at a 
known state when the circuit is first turned on. Three of these circuits are running in parallel to ensure that the 
proper timing interval is achieved.  
Delay Timers Voting Logic 
 
Figure 4: Delay Timers Voting Logic 
The delay timer voting logic, stage 2, shown in Figure 4, is to ensure that the correct delay timing 
interval has been reached. The setup is a standard OR/AND voting logic gate configuration that allows logic 0 
to pass through once two delay timers have completed their timing cycle [3,7]. To ensure protection against the 
effects of radiation and to avoid single points failures caused by radiation, a diode logic AND gate is used 
instead of a AND gate IC. R16 provides a hard pull-up to +5V making the output high when all diodes are 
reversed biased. When any of the OR gate outputs switches from logic 1 to logic 0, the diode is forward biased 
providing a path for the current and pulling the Vote line low. Schottky diodes are used instead of standard 
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rectifying diodes to keep all voltage levels as close to ground and +5V as possible. A logic table of the 
configuration can be found below in Table III. 
TABLE III 
DELAY TIMERS VOTING LOGIC TABLE 
Delay 
One 
Delay 
Two 
Delay 
Three 
Vote 
0 0 0 1 
0 0 1 1 
0 1 0 1 
0 1 1 0 
1 0 0 1 
1 0 1 0 
1 1 0 0 
1 1 1 0 
 
Launch Timers Circuit 
 
Figure 5: Launch Timer Circuit 
 
 
Figure 6: LTC6993 DIVCODE Programming [5] 
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 Stage 3, partially shown in Figure 5, consist of three LTC6993-3s running in parallel to provide the 
250mS launch signal for the P-POD. The circuit provides a 250mS timing interval that starts when the delay 
timer voting logic circuit switches from logic 1 to logic 0 providing the falling edge needed to trigger the timer. 
The IC itself features a 500uS start-up time preventing false triggering caused by the power supply [5]. The 
configuration shown is used to provide the standard 250mS timing interval needed for the launch signal to the 
P-PODs. R17 and R18 form a voltage divider that sets the DIVCODE for the LTC6993-3. Resistors 
recommended by Linear Technologies for the desired timing intervals can be found in Figure 6 [5]. R17 
corresponds to R1 and R18 corresponds to R2 on the table. R19 and R20 are used to set the frequency of the 
internal oscillator. Two resistors instead of one is used to enable more accurate timing interval programming. 
The desired timing interval can be calculated using the following formula[5] 
      
              
    
     
The output of the LTC6993-3 is held high during the desired timing interval. R21 is a hard pull-down resistor to 
ensure that the LTC6993-3s output starts a known state.  
 
Launch Timers Voting Logic 
 
Figure 7: Launch Timers Voting Logic 
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Stage 4, shown in figure 7, is the launch timers voting logic circuit and is the last voting logic stage 
before activation of the launch by the P-POD. The circuit is a standard AND/OR voting logic configuration that 
allows logic 1s to pass through [3,7]. To ensure protection against radiation and to prevent single point failures, 
a diode logic OR gate is used instead of a dedicated OR gate IC. Schottky diodes are used instead of standard 
rectifying diodes to keep all voltage levels as close to ground and +5V as possible. R32 provides a hard pull-
down to ensure that P-POD line and the Latch Input lines start at a known state. A logic table of the 
configuration can be found below in Table IV. 
TABLE IV 
LAUNCH TIMERS VOTING LOGIC TABLE 
Delay 
One 
Delay 
Two 
Delay 
Three 
Vote 
0 0 0 0 
0 0 1 0 
0 1 0 0 
0 1 1 1 
1 0 0 0 
1 0 1 1 
1 1 0 1 
1 1 1 1 
 
 
RS Latch Circuit 
 
Figure 8: RS Latch Circuit 
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 Stage 5, shown in Figure 8, consist of three parallel RS latches constructed with NOR gates. NOR gates 
were used instead of an RS latch IC due to the lack single RS latch ICs available for purchase. The Set input is 
connected to Latch_Input and the Reset input is connected to ground. The inverted output is not used while the 
non-inverted output is sent to the next stage. The non-inverted output has a hard pull-down resistor to ground to 
ensure that the output is always in a known state during power-up. 
RS Latches Voting Logic 
 
Figure 9: RS Latches Voting Logic  
 The final stage, shown in figure 9, is the RS latches voting logic circuit and operates the same way as the 
launch timers voting logic circuit. Table III and the description of the launch timers voting logic circuit apply to 
this circuit as well. 
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V. Testing 
 
 The design exceeded expectations and is capable of achieving all design requirements. The design was 
not tested over the full temperature range due to time requirements however, but based on previous testing this 
should not be an issue. In the future, the design will be put through vibration and radiation testing. It should be 
noted that due to the nature of the design, each screenshot was captured during different testing intervals. 
 
Figure 10: Finished PCB with Components 
 
Figure 11: Test Setup 
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The assembled four layer PCB can be seen above in figure 10 and one of the test setups is shown in 
figure 11. Access to each individual test point is provided by the header holes found on the left of the board. 
The header was not soldered on when this picture was taken. Each stage is laid out sequentially with stage one 
starting at the left and the final stage found on the right. There are no components on the bottom of the PCB. 
 
Figure 12: Delay Timers One (teal), Two (purple), and Three (green), +5V rail (yellow) 
The LTC6991 test was the most critical test and the results can be shown in figure 12. The timers were setup to 
have a delay of 5 minutes. The exact time timer difference between timers one and three was not able to be 
obtained due to lack of finesse in the cursors. The approximate time between timers one and three is 1.28s, 
which does not meet expectations, but the time between timers two and three is approximately 200ms, which 
does meet expectations. The timing intervals error can be lessened by buying LTC6991s from the same batch 
and buying resistors with a tight tolerance. It should be noted that despite the difference, the voting stage will 
prevent the next stage from triggering if one timer is off.  
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Figure 13: Delay Timers One (teal), Delay Timer Two (purple), Voting Output (green), +5V rail (yellow) 
The results of the voting stage can be seen above in figure 13. Despite the time difference between timers one 
and two, voting logic disallowed timer one from starting the next stage in the sequence. It can also be seen that 
there is a delay between when timer two goes low and when the voting output follows. The diodes used in the 
AND gate account for the lower voltage on the voting output.  
 
Figure 14: Launch Timer One (teal), Launch Timer Two (purple), Launch Timer Three fault (green), +5V rail (yellow) 
 Figure 14, shown above, shows the results of approximately 250ms pulse generated by the LTC6993s 
after the falling edge generated by the output voting logic of the LTC6991 timers. The timers were setup to 
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generate a 250ms pulse and triggered by the falling edge of the delay timers voting logic output. Timer three 
failed during testing, but the voting logic stage will eliminate that timer from affecting the output.  
 
Figure 15: Launch Timer Voting Logic Output (yellow), RS Latch One (teal), RS Latch Two (purple), RS Latch Three 
(green) 
 Figure 15, shown above, shows the RS Latches latching the output of the launch timers voting logic 
output. Only two of the latches are required to operate for the RS voting logic stage to function correctly. The 
difference in launch timer output between Figures 14 and 15 are different due to changing the timing interval in-
between test. The timing interval change will not affect the results of the RS Latches. 
 The last stage is the timer disable line preventing the output of the LTC6991 from going high again. An 
oscilloscope waveform showing this was not able to be capture because no oscilloscope could provide a time 
scale large enough to show the falling edge of the timer and the additional 5 minutes to prove that the concept 
works. However, the concept does work and the time does not oscillate once the timer disable line is pulled 
high.  
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VI. Conclusion 
 The design has proven to be successful and has passed expectations. However, there is still more testing 
that needs to be done before the design is fully approved by the Naval Postgraduate School. Over this summer, 
extensive radiation, thermal, and vibration testing will be conducted to ensure that the system is fully capable of 
operating in low Earth orbit. In the future, Slight modifications will be made to the system to meet the ever 
changing requirements of the other systems that this system will be interfacing with. The final form of the 
system will not be known for some time, but the basis of the system will remain the same. 
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Appendices 
A. Analysis of Senior Project Design 
Project Title: CubeSat Launch Sequencer 
Student’s Name: Billy Beecher 
Advisors’s Name: Dr. Vladimir Prodanov  
• 1. Summary of Functional Requirements 
The CubeSat Sequencer features a configurable delay of one second to five minutes with an accuracy of 
+/- 10% or within one second, whatever is less. The delay is associated with one Poly Picosatellite Orbital 
Deployer(P-POD) attached to the Atlas 5 Launch Vehicle. After the delay, a 250ms launch interval is used to 
assure proper deployment of the CubeSats in the associated P-POD.  
• 2. Primary Constraints 
The primary concern that affects all aspects are the effects of electro-magnetic radiation on the 
electronics. The radiation can create single event upsets, causing false signals to propagate throughout the 
system and can cause permanent damage to semiconductors devices. Due to this every system must either be 
radiation hardened, which cannot be done given the current budget, or every system must have at least two other 
systems of the same configuration running in parallel with it. A majority voting logic circuit is then used to 
determine which of the systems is correct meaning every parallel system must be synchronized.  
• 3. Economic 
The project impacts the economy in a number of ways. Due to the large amount of commercial off-the-
shelf components being used, a large amount of revenue will be generated by companies selling the parts being 
used. Companies that provide the raw resources to the manufacturing companies will benefit by the company 
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needing more of that raw resource. If the project is successful in all trials, there may be an increase in the use of 
commercial off-the-shelf components used in space based equipment meaning an increase in company revenue 
and potential hiring by the companies. Companies that benefit from the project range from the miners to the 
distributors.  
Benefits of the project occur at the end when there is additional proof that the project can carry out a 
similar job using off-the-shelf components compared to an expensive radiation hardened components. The 
majority of the cost of the project occurs during the development, testing, and manufacturing stages when 
needed components are ordered to properly test and assemble the finished product.  
The Project cost $104.6, not including labor, and is paid for by the Naval Postgraduate School. The 
United Launch Alliance (ULA) will be paying for the manufacturing and assembly of the board if the 
prototypes prove successful. Additional equipment needed is being provided by the Naval Postgraduate School 
to help with development, which includes a $5,000 designer suite. Since the project is not being sold on a 
commercial basis, there is no monetary profit to be gained from the design. The only “profit” is scientific 
knowledge gained from the CubeSats that the sequencer will be launching.  
Development of the project is estimated at 32 weeks, as depicted in figures 3 through 5, without taking 
into account room for additional testing by the Naval Postgraduate School. The Naval Postgraduate School will 
be subjecting the design to radiation, thermal, and vibration testing after the project ends to ensure that it meets 
all flight requirement standards. The design will be replacing the sequencer board on board the Atlas V until a 
better solution is developed and is estimated to be used for launches after late 2013. There is no maintenance 
cost associated with the project because the finished product is only used once per launch. 
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Figure 16: Fall 2012 Gantt Chart 
 
Figure 17: Winter 2013 Gantt Chart 
 
Figure 18: Spring 2013 Gantt Chart 
 
 
• 4. If manufactured on a commercial basis: 
The design will not be sold on a commercial basis and requires no maintenance due to the inability to 
retrieve the design once it has launched into orbit. The Project cost $104.6 when including the PCB and the 
parts required. The design will be assembled and tested shortly before launch. . There is no direct operating cost 
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because of the system relying on systems already on the launch vehicle. All operating cost are indirectly from 
the CubeSats and the launch vehicle. 
• 5. Environmental 
The system adds additional junk into orbit around the Earth that cannot be cleaned up at the current 
moment. The system does not impact any environment directly manufacturing wise, but indirectly it damages 
other environments because of the acquisition of resources needed to manufacture the design. The system does 
not benefit any natural resources or ecosystems directly, but the scientific data gathered from the CubeSats 
launched by the system could benefit every ecosystem on Earth and potentially reduce the use of natural 
resources. The system does not use any ecosystem or natural resources directly, but indirectly the rocket fuel 
from the engine on the launch vehicle causes damage to the atmosphere and mining of the minerals used in the 
semiconductors causes damage to various ecosystems and reduces the amount of natural resources. The project 
only impacts other species indirectly through the methods of transportation to get the design into orbit and 
acquiring of the required resources used in manufacturing.  
• 6. Manufacturability 
The design will be difficult to manufacture due to the large number of components needed to create 
three separate synchronized parallel systems of the exact same configuration. The large amount of components, 
and the limited space, means the board will be at least six layers meaning the board will have to be 
manufactured by a PCB house. Resistors and capacitors will have to be special ordered from companies to meet 
the temperature and stability requirements of the design.  
• 7. Sustainability 
The system will require no maintenance because of being unable to retrieve the system after it has 
carried out its task. Due to the system only being used once and not being retrievable, the system itself is not 
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sustainable as the resources used in its construction must be acquired again after each successful launch. 
Upgrades to the system that could improve the design could be using radiation hardened semiconductors, but 
this further reduces the sustainability of the system as radiation hardened semiconductors use additional 
resources to make them hardened against radiation. The major challenge in updating to radiation hardened 
semiconductors is some circuits in the design will have to be redesigned due to not every semiconductor used in 
the design having a radiation hardened pin by pin equivalent that operates exactly the same.   
• 8. Ethical 
The project, using the IEEE code of ethics, if care is not taken to ensure operation of the design, can 
cause a potential loss of property. The sequencer is in control of opening the P-POD doors and if the sequencer 
fails to open the door, up to three CubeSats can fail to be deployed. There is no backup mechanism if the door 
fails to open due to the sequencer or the launching mechanism.  
If the door does open successfully, the deployed CubeSats could be gathering scientific data ranging 
from a simple high school experiment to experiments conducted by scientist at a research institution. Based on 
utilitarianism, the data provided could benefit all of society leading to further advancements in technology. Data 
being collected by the CubeSats could be anything from data being gathered about a new piece of technology 
that will change life forever to something as simple as temperature measurements.  
It is unknown whether the design will be used to launch military based CubeSats. Military CubeSats 
could range from small weapon systems to tracking systems. It is open to interpretation whether this is unethical 
or ethical. It is not known what CubeSats the sequencer will be used to launch.  
• 9. Health and Safety 
When manufacturing and testing the project, the design, when interfaced with the Power and Relay 
Board, can cause a 28V at up to 18A shock if handled improperly. The design by itself can only output up to 5V 
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at up to 10.2mA if the outputs are touched. The project does not have any health or safety concerns when it is 
carrying out its operation in low-Earth orbit.  
• 10. Social and Political 
This project directly impacts me, the Naval Postgraduate School, Cal Poly, and any potential CubeSat 
users. Indirectly, every person on the planet is impacted due to the scientific data being gathered by CubeSats. 
The Naval Postgraduate School benefits the most by gaining a low cost sequencer for future launches and 
proving that commercial off-the-shelf components can be used in low-Earth orbit in essential systems. I 
personally gain valuable experience that can help me in the work place in the future while Cal Poly gains 
additional projects to use during their accreditation evaluation. CubeSat users benefit by having the cost of 
launching their CubeSat into orbit being lowered. The project benefits everybody equally that uses or launches 
CubeSat data. The only people affected negatively by the project, is the manufacturers of radiation hardened 
semiconductors as their products will not be bought for future CubeSat sequencers.  
• 11. Development 
During the course of the project, how to do Monte Carlo analysis using spice and how to use Altum 
Designer were learned to help carry out the project. In addition, methods to create parallel synchronized system 
were developed and tested to combat the effects of electro-magnetic radiation. 
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B. Parts List and Cost 
TABLE V 
CUBESAT LAUNCH SEQUENCER PARTS LIST 
Manufacturer Part # Description 
Price per 
Unit($) 
Amount Total($) 
LTC6991IS6#TRMPBF IC OSC SILICON 977HZ TSOT23-6 2.16 3 6.48 
LTC6993IS6-
3#TRMPBF IC MONO MULTIVIBRATOR TSOT23-6 
2.16 3 6.48 
BU4S71G2-TR IC GATE OR SINGLE 5SSOP 0.8 3 2.4 
BU4S81G2-TR IC GATE AND SINGLE 2INPUT 5SSOP 0.75 6 4.5 
BU4S01G2-TR IC GATE NOR SGL 2INPUT SSOP5 0.68 6 4.08 
BAT54-V-GS08 DIODE SCHOTTKY 30V 200MA SOT23 0.53 9 4.77 
ZVP3310FTA MOSFET P-CH 100V 75MA SOT23-3 0.76 3 2.28 
C0805C104K3RACTU CAP CER 0.1UF 25V 10% X7R 0805 0.07 21 1.47 
ERA-6AEB105V RES 1M OHM 1/8W .1% 0805 SMD 0.63 6 3.78 
ERA-6AEB6813V RES 681K OHM 1/8W .1% 0805 SMD 0.63 3 1.89 
ERA-6AEB114V RES 110K OHM 1/8W .1% 0805 SMD 0.63 3 1.89 
ERA-6AEB182V RES 1.8K OHM 1/8W .1% 0805 SMD 0.63 3 1.89 
ERA-6AEB5233V RES 523K OHM 1/8W .1% 0805 SMD 0.63 3 1.89 
ERA-6AEB3743V RES 374K OHM 1/8W .1% 0805 SMD 0.63 3 1.89 
ERA-6AEB752V RES 7.5K OHM 1/8W .1% 0805 SMD 0.63 3 1.89 
ERJ-6ENF4701V RES 4.70K OHM 1/8W 1% 0805 SMD 0.1 11 1.1 
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C. PCB Layout 
 
Figure 19: PCB Layout Top 
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Figure 20: PCB Layout Bottom 
 
D. Manufactured PCB 
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Figure 21: PCB Top Unsoldered 
 
Figure 22: PCB Bottom 
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Figure 23: Assembled PCB 
 
